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Abstract—Shunt active power filters are devices, connected in
parallel with nonlinear and reactive loads, which are in charge of
compensating these characteristics in order to assure the quality
of the distribution network. This paper analyzes the dynamics of a
dc bus split-capacitor boost converter used as an active filter and
proposes a control system which guarantees the desired closed-
loop performance (unity power factor and load-current harmonics
and reactive-power compensation). The proposed controller is hi-
erarchically decomposed into two control loops, one in charge of
shaping the network current and the other in charge of assuring
the power balance. Unlike previous works that appeared in the lit-
erature, both control loops are analytically tuned. This paper de-
scribes the analytical design of the controller and presents some ex-
perimental results that show the good performance of the closed-
loop system.
Index Terms—Active power filters, current harmonics compen-
sation, digital-control implementation, reactive-power compensa-
tion, repetitive control.
I. INTRODUCTION
A CTIVE FILTERS are devices which allow the coexistenceof nonlinear loads and good energy quality in distribution
networks. A principal effort in the design and control of these
devices has been developed in the past years. One research line
deals with topologies and architectures [1], [2]. Several types
of topologies have been proposed including parallel (shunt ac-
tive filters), serial, and hybrid serial–parallel connections. Aside
from the architecture, the underlying basic operation principle
has also been a research topic. Passive, active (using switching
converters), and mixed passive-active devices have been pro-
posed [1]. Converter-based active filters may use a voltage or
a current dc bus [3]. Most common architectures correspond to
converter systems based on a voltage dc bus connected in par-
allel with the load. Usually, a passive filter connected in series
with the converter is added to compensate switching ripple.
Another important research line related with active filters
is their control, where many approaches have been proposed
[4]–[9]. Most of them are based on two hierarchical control
loops, an inner one in charge of assuring the desired current
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and an outer one in charge of determining the required shape as
well as the appropriate power balance and converter operating
point. The current control loop needs to be fast and precise. To
assure this objective, several approaches have been proposed:
hysteresis-based control [10]–[12], deadbeat controllers [13],
Park transformation combined with linear controllers [14],
and methods based on the application of the internal model
principle [9], [15], [16]. For the outer control loop, many
approaches have been proposed: genetic algorithms [17], [18],
neural networks [13], Fourier series analysis [12], Lyapunov
functions [19], or proportional–integral (PI) controllers to
determine the amplitude of the network sinusoidal current or to
cover the active-filter losses. Using a PI controller is the most
common approach by far but, since the plant is nonlinear, this
PI controller is usually experimentally tuned. When tuning this
outer loop, generally, a time-scale decomposition is assumed,
i.e., the outer loop is designed presuming the inner one is in
steady state, see [9] for a deeper analysis.
This paper presents a new controller for a single-phase shunt
active filter that uses the traditional two-control-loop decompo-
sition. The current controller is composed of a feedforward ac-
tion to obtain a very fast transient response and a feedback con-
trol law in charge of assuring closed-loop stability and a very
good harmonic correction performance. The feedback control
law is based on the use of a repetitive odd-harmonic controller
[20]. The outer control law is based on the exact computation
of the sinusoidal current network amplitude, and in order to im-
prove robustness, this computation is combined with a feedback
control law with an analytically tuned PI controller based on the
average (at the line frequency) of the energy stored in the capac-
itors. The most relevant contribution of this work in comparison
to [15] is the combined use of feedforward and feedback actions
in the overall controller. The effect of the feedforward action is
to enhance the convergence to the steady state, i.e., to reach the
steady-state faster. This allows one to reduce the problems in-
troduced by the two-loop structure and yields very good exper-
imental results, both in transient and steady state.
This paper is organized as follows. Section II introduces the
problem, the load description, the control objectives, and the
model of the system. Section III shows the multiloop controller
design with the underlying theoretical aspects and the zero-dy-
namics analysis. Section IV describes the experimental setup
and gives some implementation issues. Section V presents some
selected experimental results that show the good behavior of the
whole system. Finally, Section VI summarizes the results of the
work.
1063-6536/$26.00 © 2009 IEEE
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Fig. 1. Single-phase shunt filter connected to the network-load system.
II. PROBLEM FORMULATION
A. Physical Model of the Boost Converter
Fig. 1 shows the system architecture. A load is connected to
the power source, and in parallel, an active filter is applied in
order to fulfill the desired behavior, i.e., to guarantee a unity
power factor (PF) in the network port. A boost converter with
the ac neutral wire connected directly to the midpoint of the dc
bus is used as the active filter. The averaged (at the switching
frequency) model of the boost converter is given by
(1)
(2)
(3)
where is the duty ratio, is the inductor current, and
and are the dc capacitor voltages, respectively;
is the voltage source that represents
the ac line source; is the converter inductor, is the inductor
parasitic resistance, and are the converter capacitors, and
and are the parasitic resistances of the capacitors. The
control variable takes its value in the closed real interval [0, 1]
and represents the averaged value of the pulsewidth-modulated
(PWM) control signal injected to the actual system.
Assumption 1: Due to the nature of the voltage source, the
load current, in steady state, is usually a periodic signal with
only odd harmonics in its Fourier series expansion; therefore, it
can be written as
(4)
where and are the real Fourier series coefficients of
the load current. Note that it is assumed that there is no dc cur-
rent in the load current as it is usual in ac distribution systems.
B. Control Objectives
Roughly speaking, the control objectives are the following.
1) The active-filter goal is to assure that the load is seen as a
resistive one. This goal can be stated as ,
i.e., the source current must have a sinusoidal shape in
phase with the network voltage1. The accomplishment of
this objective will assure unity PF in the network terminals.
2) In order to assure a correct converter operation, it is neces-
sary to maintain the dc bus voltage inside a certain range.
As it will be formally proved in Section III-C, it is not
possible to keep the dc bus voltage constant while ful-
filling the previous control objective. Instead, the average
value of the dc bus voltage is desired to be constant2, i.e.,
, where , , must fulfill the boost
condition . It is also desirable that this voltage
would be almost equally distributed among both capacitors
.
These two objectives define a nonstandard control problem.
The second one is a regulation objective for the mean value of
, but the first one is not a tracking specification because
only a shape and not a signal is defined, i.e., is not known a
priori, and it must take the adequate value to maintain the power
balance of the whole system. This special form of problem spec-
ifications implies the particular structure of the controller loops
described in the next section.
C. Rewriting the Equations
Proposition 1: Let us assume that and
. Then, using the diffeomorphism
, , , and
, system (2) and (3) results in
(5)
(6)
(7)
Remark 1: corresponds to the energy stored in the con-
verter capacitors and to the charge unbalance between them.
Remark 2: Equations (5) and (7) are linear and decoupled
with respect to state variable .
This new system, (5)–(7), needs a controller to fulfill the
desired performance. This controller is designed using a two-
level approach: first, a current controller which forces the sine
wave shape for the network current and, second, an outer control
loop to accomplish the appropriate active power balance for the
whole system which computes the amplitude of the sinusoidal
reference for the previous loop. This active power balance is
achieved if the average energy stored in the active-filter capaci-
tors is equal to a reference value .
The full control scheme for the system is shown in Fig. 2. The
specific controller designs will be presented in Sections III-A
and III-B. It is worth to remark that (7) results in a forced first-
1  represents the steady-state value of signal   .
2   means the dc value, or mean value, of the signal   .
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Fig. 2. Block diagram of the controller showing (inner) the current control loop and (outer) the voltage (or energy) control loop.
order linear system. The corresponding zero dynamics is studied
in Section III-C.
III. CONTROL DESIGN
A. Current Loop
Taking benefit from the fact that (5) is linear, a linear con-
troller is designed to force a sinusoidal shape in the network
current (see Fig. 2). This controller consists of two parts:
1) a feedforward controller which fixes the desired steady
state
(8)
2) a feedback controller which compensates uncertainties and
assures closed-loop stability.
Proposition 2: The control action
(9)
forces the current network to be in steady state.
Proof: By construction, the following equations are always
fulfilled:
(10)
(11)
Then, from (5) and (11)
(12)
Forcing and isolating , (9) is obtained.
Remark 3: Equation (9) defines the nominal control action
which will keep the system in the desired trajectory; therefore,
it will be used as a feedforward action. It is worth noticing that it
can be statically computed in each time instant from measured
data. Clearly, this action must be combined with a feedback
Fig. 3. Repetitive control current loop.
path in order to overcome model uncertainties, disturbances, and
measurement noise.
Remark 4: As the signal to be tracked and rejected in this
system is periodic, it is convenient to design a controller which
allows one to track and reject this type of signals. Moreover, as
it has been shown in Section III-A, this signal will be periodic
but containing only odd harmonics. A technique which has been
proved particularly good for this type of signals is repetitive
control [21] and, in particular, odd-harmonic repetitive control
[20].
Repetitive controllers are usually implemented in a “plug-in”
fashion, i.e., the repetitive compensator is used to augment an
existing nominal controller (Fig. 3). This nominal com-
pensator is designed to stabilize the plant and provides
disturbance attenuation across a broad frequency spectrum. The
controller is composed of the internal model (Fig. 4) and a linear
system which is designed to ensure closed-loop stability.
In this scheme, (5) corresponds to plant
(13)
Odd-harmonic repetitive control uses an internal model
(Fig. 4) which introduces infinite gain at a certain frequency
and all its odd harmonics. This internal model is based on to
feedback a pure delay of seconds, with being the fun-
damental period of the periodic signal to be tracked or rejected.
In practical implementations, a low-pass filter is placed
in the internal model loop in order to reduce gain at those
frequencies where system behavior is not properly modeled
(Fig. 4). It is important to emphasize that the low-pass filter
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Fig. 4. Odd-harmonic repetitive control-loop internal model.
reduces the repetitive loop gain to finite values for all the
frequencies, giving it a general low-pass shape.
Proposition 3 ([20]): The closed-loop system of Fig. 3 is
stable if the following conditions are fulfilled.
1) The closed-loop system without the repetitive controller is
stable, i.e., is
stable.
2) .
3) , where is a design filter
to be chosen.
Remark 5 ([20]): These conditions hold by a proper design
of and . Namely,
Condition 1) It is advisable to design the controller with
a high-enough robustness margin.
Condition 2) There is no problem with the causality of
because it is series connected with the delay
and the repetitive loop will be implemented as a whole.
Condition 3) A trivial structure which is often used is [22]:
. This structure can only be
used if is a minimum-phase transfer function.
Otherwise, other techniques should be applied in order
to avoid closed-right-hand-side (RHS) plane zero–pole
cancellations [22]. Moreover, as stated before, there
is no problem with the causality of . As argued
in [23], must be designed looking for a tradeoff
between robustness and transient response.
This repetitive controller defines the feedback law
(14)
Proposition 4: Under the combined action of the feedforward
and the feedback control action , the network
current will tend to
(15)
B. Energy Shaping (Voltage Loop)
As the source voltage is , the network
current which guarantees a PF of one is . Hence, the
desired power flow seen from the network is
(16)
where and stand for the instantaneous power con-
sumed from the load and the active filter, respectively (see
Fig. 1). This desired power flow is obtained once the network
current has been shaped by the inner loop, i.e., the inner loop
has reached the steady state.
A complementary active-filter goal is to consume no power,
except for its operating losses. Therefore, as it is not possible to
demand , the following relationship is desired:
(17)
From the power-flow point of view, the active filter redis-
tributes the power flow within one period so that (16) and (17)
hold. Hence, the total energy stored in the converter should
not suffer variations within a period, i.e.,
(18)
The stored energy in the converter can be decomposed into
the energy stored in the inductors and the
energy stored in the capacitors .
Aside from this, some energy is lost in the parasitic resistors of
the inductors, capacitors, and switches.
Noting that is an odd-harmonic periodic
signal and dismissing the parasitic resistance of the inductors, it
can be easily proven that, independent of the load currents, the
steady-state variation of energy in the inductors in one period is
zero. Thus
(19)
Proposition 5: The averaged evolution of in one period
in steady state with is3
(20)
Proof: As previously mentioned, in steady state, the aver-
aged evolution of and are the same. It is important to
note that
The evolution of is described by (6); its averaged behavior
in one period can be obtained by
3           .
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From (4), (5), (8), and (10) and presuming steady state, it can
be established that
where the term proportional to represent the losses in the
inductor parasitic resistor. Then, assuming
(21)
Remark 6: The value of corresponds to the active part of
the fundamental component of (the load current). This value
can be obtained from the analysis of the load current as
(22)
Remark 7: Note that (20) in Proposition 5 describes the de-
sired averaged behavior of the capacitor energy dynamics in (6).
Alternatively, these results can be obtained by applying aver-
aging theory [24] as in [25] and [26].
In Section III.A, a current control loop is built with feedfor-
ward and feedback actions. The feedforward action makes the
convergence of the current loop to the reference very fast4; there-
fore, it can be considered in steady state after a short initial tran-
sient. The feedback action guarantees that the system does not
leave the reference trajectory once it is reached.
In this context, the system complete dynamics can be de-
composed into a fast dynamics corresponding to the current
equations and a slow dynamics corresponding to the energy dy-
namics. This type of decomposition corresponds to a kind of
two-time-scale decomposition [9], [27].
In our case, (20) represents the capacitor energy evolution
under the assumption that the current loop is in steady state
and that is an almost constant value. Therefore, in order to
make this equation represent the behavior of the slow dynamics,
it is necessary to design an energy controller with a small band-
width to obtain an as constant as possible (i.e., the energy
controller should have a slow dynamics compared to the current
one).
Choosing
(23)
4It is important to note that, in this type of circuit, the feedforward action is
very efficient due to the fact that the circuit structure and parameters are very
well known.
Fig. 5. Simplified 50-Hz model with PI controller.
Fig. 6. Nonlinear load: Voltage and current (92 and 19.2 A/div, respectively).
(20) will converge to and
once the steady state is reached (Fig. 5).
This control law has the following structure:
1) A feedforward term . This feedforward term
assures the energy balance in the ideal case ( and
) and takes into account characteristics. Hence,
changes in are immediately taken into account. This
feedforward term constitutes the major term of , and it
will be constant unless the load current changes. In case of
load-current change, this term will contribute to avoid sig-
nificant variations in . Note that this term makes
(21) independent of the load current and does not interfere
with the time-scale decomposition.
2) A feedback term which is in charge of compensating dissi-
pative effects and the system uncertainties, the contribution
of this term will be small compared to the feedforward one.
Thus, a classical PI controller will regulate to the
desired value without steady-state error, i.e., the losses
in the inductor and capacitor parasitic resistances can be
considered as an additive complex-dynamics disturbance
in the voltage closed-loop system. However, as the experi-
mental results will show, it is not worth taking these losses
into account in the design of the voltage loop.
It is important to note that, in order to strengthen the time-
scale decomposition, and should be chosen to obtain
a slow changing .
Although the active-filter topology is different, in [26], a sim-
ilar PI controller designed in an averaged framework is pro-
posed. However, in order to implement it, in [26], an instan-
taneous version of the controller is obtained from the averaged
one. Unlike this approach, in this paper, the PI controller works
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Fig. 7. Nonlinear load: Voltage and load current (rms and THD).
Fig. 8. Linear load: Voltage and current (92 and 19.2 A/div, respectively).
directly on the averaged variables that are continuously com-
puted from the acquired physical data, giving a simpler frame-
work and a more straightforward implementation.
C. Zero Dynamics
In the previous sections, the evolution of (5) and (6) has been
analyzed, and the controller was designed. In order to complete
the study, this section analyzes the dynamics of (7) that repre-
sents the charge unbalance of the dc bus. Ideally, no unbalance
is desired, i.e., .
Proposition 6: In steady state, the unbalance evolves as
(24)
where and
with .
Proof: Equation (7) is a first-order linear differential equa-
tion with an exogenous input ; therefore,
it can be written in input–output form as
(25)
Note that ; therefore, the system is stable.
As, in steady state, the input is a periodic signal, the output
will also be a periodic signal. Combining the definition of (4)
and the solution of the system (25) in a steady-state forced pe-
riodic regime, (24) is obtained.
Proposition 7:
(26)
Proof: Straightforward from previous proposition.
Although this equation may be too conservative, it gives an
approximate idea about the bounds over . As increases with
the frequency and assuming that, as usual, higher harmonics
have lower amplitudes than near fundamental ones, the contri-
bution of these harmonics to the evolution of may be ne-
glected in most cases.
Remark 8: As a conclusion, presents an intrinsic oscilla-
tory behavior with zero mean value. As
, this implies a voltage unbalance proportional to the
inverse of the capacitance; therefore, increasing the capacitance
will reduce their amplitude.
Proposition 8: is an even-harmonic periodic signal ob-
tained by filtering with .
Proof: The evolution of the energy stored in the capacitors
is described by (6). This equation corresponds to a stable
linear system with an exogenous input. This input is , where
and are odd-harmonic signals. As a consequence
will be an even-harmonic periodic signal.
Remark 9: The voltage loop (Section III.B) will assure that
the dc component of these intrinsic oscillations will be regu-
lated to the desired value . As a conclusion, presents
an intrinsic oscillatory behavior with a mean value which can
be regulated by the energy control loop.
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Fig. 9. Linear load (resistive–capacitive): Voltage and load current (rms and THD).
Fig. 10. Active filter with no load: Network voltage   , network current  ,
and semibus dc voltages   and   (92 V/div, 19.2 A/div, and 74.5 V/div,
respectively).
Proposition 9: The energy intrinsic oscillations can be
bounded in the following way:
Proof: From (5)
(27)
Assuming steady-state current, ; hence, an analytic
expression for can be obtained. This expression can be
bounded in terms of , , and .
Remark 10: As can be approximated by the load-current
active component , the amplitude of the oscillations
can be bounded if the load current is known. This bound may
be useful to design the dc bus active-filter capacitance. Similar
results for other shunt active-filter topologies have been previ-
ously stated in [28].
IV. EXPERIMENTAL SETUP AND IMPLEMENTATION ISSUES
A. Experimental Setup
The experimental setup used to test the designed controller
has the following parts.
1) Active filter: half-bridge boost converter (split-capacitor dc
bus) with insulated-gate bipolar transistor (IGBT) switches
(nominal current of 100 A) and the following parameters:
, mH, F, and
. The switching frequency of the
converter is 20 kHz, and a synchronous (regular) centered-
pulse single-update-mode pulsewidth modulation strategy
is used to map the controller’s output to the IGBT gate
signals.
2) Rectifier (nonlinear load): full-wave diode rectifier with a
filter capacitor F. The active power with the
nominal dc resistor is kW, and its reactive power
is approximately zero. Fig. 6 shows the shape of the ac
mains voltage and current, and Fig. 7 shows the harmonic
content of the voltage and the current for the rectifier with
the nominal dc resistor. It is worth to remark that the total
harmonic distortion5 (THD) of this current is about 63.9%,
and its maximum derivative is about 70 kA/s.
3) Linear load: resistive–capacitive load with active power
kW, reactive power kVA, apparent
power kVA, , and .
Fig. 8 shows the shape of the ac mains voltage and current,
5In this paper, the THD figures and the harmonic content are always taken
with respect to the rms value of the signals      	 and they have
been obtained using a Power Quality Analyzer Fluke 43 instrument.
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Fig. 11. Active filter with no load: RMS and THD values of network current     and  and PF.
and Fig. 9 shows the harmonic content of the voltage and
the current for this load.
4) Analog circuitry of feedback channels. The ac mains
voltage, the ac mains current, and the dc bus voltages are
sensed with a voltage transformer, a hall-effect sensor, and
two isolation amplifiers, respectively. All the signals from
the sensors pass through the corresponding gain condi-
tioning stages to adapt their values to the A/D converter
input, taking advantage of their full dynamic range. In
addition, all the feedback channels include a first-order
low-pass filter with unity dc gain and 4.3-kHz cutoff
frequency6.
5) Control hardware and DSP implementation. The control
board has been internally developed and is based on
an ADSP-21161 floating-point DSP processor with an
ADSP-21990 fixed-point mixed-signal DSP processor
that acts as coprocessor, both from Analog Devices. The
ADSP-21161 and the ADSP-21990 communicate with
each other using a high-speed synchronous serial channel
in direct-memory-access (DMA) mode. The ADSP-21990
deals with the PWM generation and the A/D conversions
with its eight integrated 14-bit high-speed A/D channels.
6) The nominal voltage of the ac mains is V rms,
and its nominal frequency is 50 Hz.
B. Implementation Issues
As previously stated, the controller has been implemented on
a DSP-based hardware; therefore, all the controllers are imple-
mented in a digital framework. The IGBT switching frequency
is technologically limited to 20 kHz; therefore, this frequency
has been selected as the sampling one. In the following points,
several topics, including the discretization procedure and the
controller implementation, are discussed.
1) The sampling rate of the A/D channels and the current loop
is kHz, the same as the switching frequency of
the active filter. Because the sampling rate of the ac mains
6The oscilloscope screens in the figures of this section and the following show
the voltages and currents after the corresponding analog low-pass filters.
Fig. 12. Active filter with the nonlinear load: Network voltage  , network
current   , and semibus dc voltages  and  (92 V/div, 19.2 A/div, and 74.5 V/
div, respectively).
voltage and current is the same as the converter switching
frequency, some aliasing problems can arise. In particular,
the switching ripple appears, usually, as a dc component
on the discrete-time side (after A/D conversion). This fact
has proved particularly critical in ac mains voltage sensing
because this signal is used as the carrier signal in the con-
troller. To solve this problem, the sampled ac voltage is
passed through a parametric equalizer filter that includes a
zero in to reject, in steady state, the dc component
of the signal. In the ac mains current, the problem is not
so important because the open-loop dc gain of the current
loop is low, and then, the current loop is hardly affected by
the fictitious current dc component.
2) The controller and its related code (communications,
alarms supervision, data collection routines, etc.) are
coded in C programming language without an underlying
real-time operating system. Only a few of the lowest level
procedures are coded in assembler for efficiency reasons.
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Fig. 13. Active filter with the nonlinear load: RMS and THD values of network current   and  , ,  , and PF.
Fig. 14. Active filter with the linear load: Network voltage  , network current
  , load current   , and semibus dc voltage  (92 V/div, 19.2 A/div, 19.2 A/div,
and 74.5 V/div, respectively).
The available computing power of the floating-point DSP
processor allows the controller operations to be calculated
in about one third of the sampling period.
3) The inner current loop controller has been
designed as a first-order lag controller, specifically
, and its main ob-
jective is to improve the closed-loop gain margin. The de-
signed gives a closed-loop transfer function
which is minimum phase; therefore, there is no problem
in choosing . The assigned value
for is 0.5, and the selected low-pass finite-impulse-re-
sponse filter is .
The whole controller has been discretized using the bi-
linear approximation method. Note that is an integer
multiple of , i.e., ; this particular fact
allows the easy implementation of the pure delay as a
discrete-time delay.
4) Combining (20) and (23), the closed-loop transfer function
with input and output is
(28)
This transfer function is used to design the closed-loop
time response. The closed-loop system has two poles
and one zero. In this paper, one of the two poles
has been selected to cancel the zero (both placed
in rad/s), and the other pole is in
rad/s, giving and .
This pole–zero configuration corresponds to a tradeoff
between stability and settling time. As the PI controller
is digitally implemented, it has been discretized using the
bilinear approximation method with a 20-kHz sampling
frequency.
5) In order to compute the value of and , the
continuous-time integrals have been substituted by a dis-
crete-time comb filter with transfer function
(29)
where .
6) The inner loop feedforward term, (9), implies the knowl-
edge of . Unfortunately, it is difficult to directly mea-
sure this information. As the only measured variable is ,
the filter should be implemented but this filter is
noncausal. In order to obtain a causal behavior and to re-
duce the noise problem caused by the derivative term, it
has been completed with a low-pass term giving
. This filter has also been digitally im-
plemented using the bilinear approximation method with
sampling time .
7) Additionally, the inner loop feedforward term (9) needs
. This value can be obtained directly from (23).
To compute the operator , the digital comb filter
is used.
V. EXPERIMENTAL RESULTS
This section shows some of the experimental results obtained
for the active-filter operation with the designed control system.
The results are presented by means of oscilloscope and power
analyzer screen dumps of the ac mains electrical variables and,
when it is necessary, the active-filter semibus dc voltages.
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Fig. 15. Active filter with the linear load: RMS and THD values of network current   and  , ,  , and PF.
Fig. 16. Network current   and semibus dc voltages  and  : From no load
to full nonlinear load (19.2 A/div and 74.5 V/div, respectively).
Fig. 17. Network current   and semibus dc voltages  and  : From full
nonlinear load to no load (19.2 A/div and 74.5 V/div, respectively).
Apart from the selected experiments collected in this section,
a lot of numerical simulations, including mainly capacitive or
inductive loads, have been carried out, showing the same good
performance as it will be shown in the following. Furthermore,
it is worth noting that several numerical simulations including
loads that work as generators at some time periods7 (thus im-
posing a negative active power flow to the source) have been
carried out without problems. The voltage loop of the overall
controller assures the active power balance, and after a transient,
in steady state, the input to the AM modulator is negative, giving
a current reference shifted rad from the network voltage that
the current loop tracks without difficulty.
Although the energy shaping loop is closed using the energy,
the measured physical variables are the capacitor voltages
and , which are the meaningful electrical variables of the ac-
tual system. For this reason, these are the variables shown in the
experimental plots. Note that these variables are directly related
with and .
A. Active-Filter Operation With No Load
This section presents some results of the no-load operation of
the active filter. Fig. 10 shows the network voltage and current
and the semibus dc voltages. The rms value of the current is
about 0.68 A, and its THD value is 6.8%. Then, the resulting
active power consumed by the filter to cover its losses without
compensating any load is about 0.15 kW. It is worth to note that
the fundamental component of the current is in phase with the
voltage , see Fig. 11. Therefore, almost no reactive
power is consumed by the filter. The low figure of the PF is
owed to the high value of the switching ripple with respect to
the fundamental component of the current.
B. Active-Filter Operation With the Nonlinear Load
In this experiment, the diode rectifier described in
Section IV.A is connected to the network. This nonlinear
load does not have reactive power at the fundamental fre-
quency; however, the active filter must work to compensate all
the generated higher order current harmonics. Fig. 12 shows
the current that appears with a good sinusoidal shape and is in
phase with the grid voltage. This figure also shows the values
7This problem was established as a hard one by Depenbrock and Staudt [29].
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of each semibus of the active-filter dc bus. As it can be seen in
Fig. 13, the THD of the current is very low (0.6%), and the PF
is 1.
C. Active-Filter Operation With the Linear Load
In this case, the capacitive–resistive load described in
Section IV.A is used. Fig. 14 shows , , , and (semibus
dc voltage). As it can be seen, the mains current is a sinusoidal
signal in phase with the network voltage.
Fig. 15 shows some details about and the power charac-
teristics at the network port. It can be observed that the current
THD is 0.9% which is a very low value, thus confirming the
sinusoidal shape of the current. Additionally, the PF and
are 1.
D. Active-Filter Transient Response
This section presents the results for the following experi-
ments: 1) the full nonlinear load is connected to the network
with the active filter in operation (Fig. 16) and 2) the full non-
linear load is disconnected from the network with the active
filter in operation (Fig. 17).
In each case, the overshoot in the semibus dc voltages is al-
most imperceptible. Therefore, there is no problem with the
maximum load variations expected in the system.
VI. CONCLUSION
The paper shows the design and implementation of a con-
troller for a single-phase shunt active filter. The controller con-
sists of an inner current control loop and an outer dc bus voltage
control loop. The current reference for the inner control loop
is built by passing the output of the voltage controller through
an AM modulator that uses as a carrier a filtered version of the
network voltage. Both the inner and outer controllers are based
on the combination of feedforward and feedback control laws.
This controller architecture allows one to obtain an almost per-
fect response both in transient and steady-state operation.
The inner current control loop that, as the experimental results
show, perfectly shapes the network current is designed using
a repetitive control approach. The high-gain loop injected by
the repetitive controller at the fundamental and the harmonic
frequencies of the network frequency plus the feedforward ac-
tion guarantee the good tracking of the reference current and
rejection of the high-order harmonics of the load current. More-
over, the feedforward path allows one to obtain the desired si-
nusoidal shape for the current quickly, in just one cycle, which
is a clear improvement from previous controllers and permits
one to assume that the network current is always a sinusoidal
signal; therefore, a nice model for the dc bus voltage can be
stated. This model is used to analytically design and tune a con-
troller for the outer control loop which is in charge of assuring
the power balance of the whole system. It is worth to remark
that the combined effect of feedforward and feedback paths in
this loop keeps the dc bus voltage mean value almost unchanged
even in front of large transients.
As a conclusion, the proposed control scheme constitutes a
step forward in the active-filter control area. Both the transient
and steady-state behaviors are very good in the network current
shape and active-filter semibus dc voltages.
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